❌ failed run, report available here.

I think the elaboration condition for C extension should be considered in the exception condition:

Instruction-address-misaligned exceptions are not possible on machines that support extensions with 16-bit aligned instructions, such as the compressed instruction-set extension, C.

Volume I: RISC-V Unprivileged ISA V20191213, page 21

superseeded by #1719